

FIG.2 PRIOR ART




FIG.3 PRIOR ART




FIG.4






FIG.6

FIG.8




FIG.9




FIG.11

SIGNAL LINE NO.
IN FIG.5




FIG.12

INPUT DATA	1	2	3	4	5	6	7	8	9	10	11	12	13
MIDDLE FIFO MEMORY													
LAST FIFO MEMORY													
CIRCUIT INPUT	1	1	1	1	1	1	1	1	1	1	1	1	1
CIRCUIT OUTPUT	0	0	0	0	0	0	0	0	0	0	0	0	0
EMPTY	1	1	1	1	1	1	1	1	1	1	1	1	1
VALID DATA	0	0	0	0	0	0	0	0	0	0	0	0	0

S201 S203

S202

S204 S205 S206

S207

FIG.14

INPUT DATA	1	2	3	4	5	IC	6	7	8	9	10	11	12	(IC)	IC	(IC)	13	14	15	16
FIRST FIFO MEMORY																				
MIDDLE FIFO MEMORY																				
LAST FIFO MEMORY																				
CIRCUIT INPUT	0		0	0	0	1		2	3	4	(5)		IC	6	7	8	9	10	11	12
CIRCUIT BUFFER	0	0	0	0	0	0	1	1	2	3	4	5	5	IC	6	7	8	9	10	11
CIRCUIT OUTPUT	0		0	0	0	0		1	2	3	4		5	IC	6	7		8	9	10
EMPTY	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
OVERFLOW	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
VALID DATA	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	1	1	1
HOLDING NO-																				
DATA CODE	1	1	1	1	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0

INPUT DATA	(IC)	IC			17	18			19	20	21		22		23			24
FIRST FIFO MEMORY		IC																
MIDDLE FIFO MEMORY	(IC)	(IC)	IC		17	18			19	20	21		22		23			24
LAST FIFO MEMORY	16	16	(IC)	IC	IC	17	18		19	20	21		22		23			24
CIRCUIT INPUT	13	13	14	15	16	16	(IC)	IC	IC	17	17	18	18	19	19	20	21	21
CIRCUIT BUFFER	(IC)	(IC)	IC	13	14	15	16	(IC)	(IC)	IC	IC	17	17	18	18	19	20	20
CIRCUIT OUTPUT	(IC)	(IC)	IC	(IC)	(IC)	13	13	14	15	16	16	(IC)	(IC)	IC	IC	17	18	18
EMPTY	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
OVERFLOW	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
VALID DATA	0	0	0	0	0	0	0	1	1	1	1	1	0	1	0	1	0	0
HOLDING NO-																		
DATA CODE	0	0	0	(1)	1	1	(1)	(1)	0	0	0	0	0	0	(1)	(1)	1	0

S305 S307
S306 S308

S309